Study Content digital-electronics-and-logic-design-2- savitribai-phule-pune-university-maharashtra-computer-engineering-1-engineering-sem-1 | Goseeko
View Syllabus
Course Subjects
232084 students are already using this study material, what are you waiting for? Enjoy access to all the content till the end of your exams.
Buy Subscription
Become a world-class Digital Marketer in the next 3 months. Join SkillCamper's Digital Marketing Bootcamp. Get guaranteed job placement and a minimum salary of Rs 5 lakhs.

232084 Students are using this study material for their exams
Buy Subscription
View Syllabus

Digital Electronics and Logic Design(DELD)

Select Unit to proceed further :
Unit 1: Unit - 1 Minimization Technique
Unit - 1 Minimization Technique
Unit 3: Unit - 3 Sequential Logic Design
Unit - 3 Sequential Logic Design
Unit 4: Unit - 4 Algorithmic State Machines and Programmable Logic Devices
Unit - 4 Algorithmic State Machines and Programmable Logic Devices
Unit 5: Unit - 5 Logic Families
Unit - 5 Logic Families
Unit 6: Unit - 6 Introduction to Computer Architecture
Unit - 6 Introduction to Computer Architecture